

G31T-M7-GIGA_LAN Rev:1.0

Page Title of Schematic :

Schematics Version History Table :

Circuit Ver.	PCB Ver.	Total Page	Modified Page(s)	Date

Title	Page	Title	Page
P01 Cover Sheet	1		
P02 System Block Diagram	2		
P03 P4 LGA775P Part A	3		
P04 P4 LGA775P Part B	4		
P05 P4 LGA775P Part C	5		
P06 P4 LGA775P Part D	6		
P07 P4 LGA775P Part E	7		
P08 - CLK 9LPRS437	8		
P09 - ATX Power & Front Panel	9		
P10 - Vcore DC-DC RTL8802	10		
P11 - MIS DC-DC	11		
P12 - G31(MCH) HOST	12		
P13 - G31(MCH) PCIE/DMI/VGA	13		
P14 - G31(MCH) MEMORY	14		
P15 - G31(MCH) POWER	15		
P16 - DIMM1/2 (DDR2 SDRAM)	16		
P17 - PCIEX16 Slot	17		
P18 - ICH7 DMI/PCIE/USB/SATA	18		
P19 - ICH7 PCI/SPI/OTHER	19		
P20 - ICH7 POWER	20		
P21 - IDE / PCIEX1	21		
P22 - USB/SPI/Rear IO	22		
P23 - PCI Slot 1&2	23		
P24 - LPC_FDD/KB/M	24		
P25 - I/O Ports	25		
P26 - PCIE LAN L1e-48	26		
P27 - AUDIO VT1708B(CHIP)	27		
P28 - AUDIO VT1708B(PANEL)	28		
P29 - Power Delivery Chart	29		
P30 - Power Sequence	30		

DEVICE	IDSEL	INT#	REQ#	GNT#
PCI1	17	C/D/E/F	PREQ-0	PGNT-0
PCI2	18	D/E/F/G	PREQ-1	PGNT-1

VCORE POWER
PWM VRD11
(RT8802A)

**INTEL
P4 Processor**
Core 2 Duo & Wolfdale
LGA 775 pin

CLOCK GEN:9LPRS437

PCB : 244 x 210 mm ; 4 layers

FSB : 1066MHz & Freq : 266MHz
FSB : 800MHz & Freq : 200MHz

PCIEx16

INTEL
G31

BW : 10.7GB/s @ DDR2 :800/667MHz

DIMM1: DDR2 Socket 240P

VGA

1210pin FC-BGA

DIMM2 : DDR2 Socket 240P

Analog Display
RAMDAC: 400MHz
Resolutions Up To 2048x1536@75Hz

USB V2.0

BW : 2GB/s

USB1
2 ports

USB2
2 ports

USB3
2 ports

Up to Ultra ATA/100

INTEL
ICH7

PCIEx1

BW : 133MB/s @ Freq : 33MHz

PCI1 Slot 120pin @ AD17

PCI2 Slot 120pin @ AD18

IDE1 40pin

One IDE Channel

652pin EPGA

PCIE-LAN
PCIE LAN L1e/L2-48

Line in
Line out
Mic in

Audio Codec
VT1708B

Azalia I/F

LPC bus

Flash Bios

SPI

Super I/O
IT8713F
128pin PQFP

SATA1 7Pin

SATA2 7pin

SATA3 7Pin

SATA4 7pin


BW : 150MB/s

ECS Elitegroup Computer Systems




Title System Block Diagram		
Size B	Document Number G31T-M7	Rev 1.0
Date: Friday, July 04, 2008	Sheet 2	of 30




CPU1C
LGA-775P-S





* Placement : Put that CAPs x2 on solder side









1080 : trace width 4 mil 50 ohm
Trace Length 3150 mils
Spacing: 1.clearance to itself 50/4/50(S:W:S)
2.clearance to other signal 3W





BSEL TABLE	
2 1 0 PSB FREQUENCY	
0 0 1	133 MHZ (533)
0 1 0	200 MHZ (800)
0 0 0	266 MHZ (1066)






Swap PCIEX16 and SATA clock
Change ICH clk to pin 8










3	H_A3	H_A3	J42	HA3#	HD0#	R40	H_D0	H_D0	3
3	H_A4	H_A4	L39	HA4#	HD1#	P41	H_D1	H_D1	3
3	H_A5	H_A5	J40	HA5#	HD2#	R41	H_D2	H_D2	3
3	H_A6	H_A6	L36	HA6#	HD3#	M40	H_D3	H_D3	3
3	H_A7	H_A8	K42	HA7#	HD4#	M43	H_D4	H_D4	3
3	H_A8	H_A9	N32	HA8#	HD5#	M41	H_D5	H_D5	3
3	H_A9	H_A10	N34	HA9#	HD6#	M42	H_D6	H_D6	3
3	H_A10	H_A11	N37	HA10#	HD7#	L41	H_D7	H_D7	3
3	H_A11	H_A12	M38	HA11#	HD8#	L39	H_D8	H_D8	3
3	H_A12	H_A13	M36	HA12#	HD9#	L42	H_D9	H_D9	3
3	H_A13	H_A14	R34	HA13#	HD10#	L41	H_D10	H_D10	3
3	H_A14	H_A15	N35	HA14#	HD11#	K41	H_D11	H_D11	3
3	H_A15	H_A16	N38	HA15#	HD12#	G40	H_D12	H_D12	3
3	H_A16	H_A17	U37	HA16#	HD13#	E41	H_D13	H_D13	3
3	H_A17	H_A18	N39	HA17#	HD14#	E42	H_D14	H_D14	3
3	H_A18	H_A19	R37	HA18#	HD15#	G42	H_D15	H_D15	3
3	H_A19	H_A20	P42	HA19#	HD16#	Q41	H_D16	H_D16	3
3	H_A20	H_A21	R39	HA20#	HD17#	F38	H_D17	H_D17	3
3	H_A21	H_A22	V36	HA21#	HD18#	E39	H_D18	H_D18	3
3	H_A22	H_A23	R38	HA22#	HD19#	E42	H_D19	H_D19	3
3	H_A23	H_A24	U33	HA23#	HD20#	E39	H_D20	H_D20	3
3	H_A24	H_A25	U33	HA24#	HD21#	E37	H_D21	H_D21	3
3	H_A25	H_A26	R35	HA25#	HD22#	C39	H_D22	H_D22	3
3	H_A26	H_A27	V33	HA26#	HD23#	B39	H_D23	H_D23	3
3	H_A27	H_A28	V35	HA27#	HD24#	G33	H_D24	H_D24	3
3	H_A28	H_A29	V42	HA28#	HD25#	A37	H_D25	H_D25	3
3	H_A29	H_A30	V38	HA29#	HD26#	E35	H_D26	H_D26	3
3	H_A30	H_A31	V36	HA30#	HD27#	K32	H_D27	H_D27	3
3	H_A31	H_A32	Y38	HA31#	HD28#	H32	H_D28	H_D28	3
3	H_A32	H_A33	Y36	HA32#	HD29#	K32	H_D29	H_D29	3
3	H_A33	H_A34	Y38	HA33#	HD30#	H32	H_D30	H_D30	3
3	H_A34	H_A35	Y39	HA34#	HD31#	J31	H_D31	H_D31	3
3	H_A35		AA37C	HA35#	HD32#	F32	H_D32	H_D32	3
3					HD33#	M31	H_D33	H_D33	3
3					HD34#	E31	H_D34	H_D34	3
3					HD35#	K31	H_D35	H_D35	3
3					HD36#	G31	H_D36	H_D36	3
3					HD37#	K29	H_D37	H_D37	3
3					HD38#	E31	H_D38	H_D38	3
3					HD39#	J29	H_D39	H_D39	3
3					HD40#	F29	H_D40	H_D40	3
3					HD41#	L27	H_D41	H_D41	3
3					HD42#	K27	H_D42	H_D42	3
3					HD43#	L26	H_D43	H_D43	3
3					HD44#	J26	H_D44	H_D44	3
3					HD45#	M26	H_D45	H_D45	3
3					HD46#	C33	H_D46	H_D46	3
3					HD47#	E41	H_D47	H_D47	3
3					HD48#	G38	H_D48	H_D48	3
3					HD49#	E41	H_D49	H_D49	3
3					HD50#	B41	H_D50	H_D50	3
3					HD51#	D42	H_D51	H_D51	3
3					HD52#	C40	H_D52	H_D52	3
3					HD53#	D35	H_D53	H_D53	3
3					HD54#	B40	H_D54	H_D54	3
3					HD55#	C38	H_D55	H_D55	3
3					HD56#	D37	H_D56	H_D56	3
3					HD57#	B33	H_D57	H_D57	3
3					HD58#	D33	H_D58	H_D58	3
3					HD59#	C34	H_D59	H_D59	3
3					HD60#	B35	H_D60	H_D60	3
3					HD61#	A32	H_D61	H_D61	3
3					HD62#	D32	H_D62	H_D62	3
3					HD63#	D32	H_D63	H_D63	3









DESIGN NOTE:

BUFFERS CALIBRATE TO
20/80% OF V_{SM} INTERNAL
BUFFERS SET TO 20 OHMS



NB1C		U1MCH		NB1D		U1MCH	
MAAA_0	BA31	SMA_A0	SDQS_A0	AU4	DQS_H_A0	MAAB_0	BB17
MAAA_1	BB25	SMA_A1	SDQS_A0#	AR3	DQS_L_A0	MAAB_1	AY17
MAAA_2	BA25	SMA_A2	SDM_A0	AR2	MPD_A0	MAAB_2	BA17
MAAA_3	BA25	SMA_A3				MAAB_3	BC16
MAAA_4	AY25	SMA_A4	SDQ_A0	AR5	MD_A0	MAAB_4	AW15
MAAA_5	BA23	SMA_A5	SDQ_A1	AR4	MD_A1	MAAB_5	BA15
MAAA_6	AY24	SMA_A6	SDQ_A2	AV3	MD_A2	MAAB_6	BB15
MAAA_7	AY23	SMA_A7	SDQ_A3	AV2	MD_A3	MAAB_7	BA14
MAAA_8	BB23	SMA_A8	SDQ_A4	AP3	MD_A4	MAAB_8	BA14
MAAA_9	BA22	SMA_A9	SDQ_A5	AP2	MD_A5	MAAB_9	BB14
MAAA_10	AY33	SMA_A10	SDQ_A6	AU1	MD_A6	MAAB_10	AW18
MAAA_11	BB22	SMA_A11	SDQ_A7	AV4	MD_A7	MAAB_11	BB13
MAAA_12	AW21	SMA_A12				MAAB_12	BA13
MAAA_13	AY38	SMA_A13	SDQS_A1	BB3	DQS_H_A1	MAAB_13	AY29
MAAA_14	BA21	SMA_A14	SDQS_A1#	BA2	MPD_A1	MAAB_14	AY13
			SDM_A1				
SWE_L_A	BB34	SWE_A#	SDQ_A8	AY2	MD_A8	SWE_L_B	BA27
SCAS_L_A	AY35	SCAS_A#	SDQ_A9	AY3	MD_A9	SCAS_L_B	AW29
SRAS_L_A	BB33	SRAS_A#	SDQ_A10	BB5	MD_A10	SRAS_L_B	AW26
SBSA_0	BA33	SBS_A0	SDQ_A11	AV6	MD_A11	SBSB_0	AY19
SBSA_1	AW32	SBS_A1	SDQ_A12	AW2	MD_A12	SBSB_1	BA18
SBSA_2	BB21	SBS_A2	SDQ_A13	AW3	MD_A13	SBSB_2	BC12
			SDQ_A14	BA5	MD_A14		
CSA_L0	AW35	SCS_A0#	SDQ_A15	BB4	MD_A15	CSB_L0	BB27
CSA_L1	BA35	SCS_A1#				CSB_L1	BB30
	BA34	RESERVED_11	SDQS_A2	BB9	DQS_H_A2		
	BB38	RESERVED_12	SDQS_A2#	BA9	DQS_L_A2		
			SDM_A2	AY9	MPD_A2		
CKEA_0	BC20	SCKE_A0	SDQ_A16	AY7	MD_A16	CKEB_0	AY12
CKEA_1	AY20	SCKE_A1	SDQ_A17	BC7	MD_A17	CKEB_1	AW12
	AY21	RESERVED_9	SDQ_A18	AW11	MD_A18		
	BA19	RESERVED_10	SDQ_A19	AY11	MD_A19	ODTB_0	BA29
ODTA_0	AY37	SODT_A0	SDQ_A20	BB6	MD_A20	ODTB_1	B30
ODTA_1	BA38	SODT_A1	SDQ_A21	BA6	MD_A21		
	BB35	RESERVED_2	SDQ_A22	BA10	MD_A22		
	BA39	RESERVED_1	SDQ_A23	BB10	MD_A23		
DCLKA_H0	AU31	SCLK_A0	SDQS_A3	AT20	DQS_H_A3	DCLKB_H0	AV31
DCLKA_L0	AR31	SCLK_A0#	SDQS_A3#	AU18	DQS_L_A3	DCLKB_L0	AW31
DCLKA_L1	AP27	SCLK_A1	SDM_A3	AN18	MPD_A3	DCLKB_H1	AU27
DCLKA_H2	AN27	SCLK_A1#				DCLKB_L1	AT27
DCLKA_L2	AW33	SCLK_A2	SDQ_A24	AT18	MD_A24	DCLKB_H2	AV32
	AP29	SCLK_A2#	SDQ_A25	AR18	MD_A25	DCLKB_L2	AT32
	AP31	RESERVED_3	SDQ_A26	AU21	MD_A26		
	AM25	RESERVED_4	SDQ_A27	AT21	MD_A27		
	AT33	RESERVED_5	SDQ_A28	AP17	MD_A28		
		RESERVED_6	SDQ_A29	AN17	MD_A29		
		RESERVED_7	SDQ_A30	AP20	MD_A30		
		RESERVED_8	SDQ_A31	AV20	MD_A31		
			SDQS_A4	AR41	DQS_H_A4		
			SDQS_A4#	AR40	DQS_L_A4		
			SDM_A4	AU43	MPD_A4		
			SDQ_A32	AV42	MD_A32		
			SDQ_A33	AU40	MD_A33		
			SDQ_A34	AP42	MD_A34		
			SDQ_A35	AN39	MD_A35		
			SDQ_A36	AV40	MD_A36		
			SDQ_A37	AV41	MD_A37		
			SDQ_A38	AR42	MD_A38		
			SDQ_A39	AP41	MD_A39		
			SDQS_A5	AL41	DQS_H_A5		
			SDQS_A5#	AL40	DQS_L_A5		
			SDM_A5	AM43	MPD_A5		
			SDQ_A40	AN41	MD_A40		
			SDQ_A41	AM39	MD_A41		
			SDQ_A42	AK42	MD_A42		
			SDQ_A43	AK41	MD_A43		
			SDQ_A44	AN40	MD_A44		
			SDQ_A45	AN42	MD_A45		
			SDQ_A46	AL42	MD_A46		
			SDQ_A47	AL39	MD_A47		
			SDQS_A6	AG42	DQS_H_A6		
			SDQS_A6#	AG41	DQS_L_A6		
			SDM_A6	AG40	MPD_A6		
			SDQ_A48	AJ40	MD_A48		
			SDQ_A49	AH43	MD_A49		
			SDQ_A50	AF39	MD_A50		
			SDQ_A51	AF40	MD_A51		
			SDQ_A52	AJ42	MD_A52		
			SDQ_A53	AJ41	MD_A53		
			SDQ_A54	AE41	MD_A54		
			SDQ_A55	AE42	MD_A55		
			SDQS_A7	AC42	DQS_H_A7		
			SDQS_A7#	AC41	DQS_L_A7		
			SDM_A7	AC40	MPD_A7		
			SDQ_A56	AD40	MD_A56		
			SDQ_A57	AD43	MD_A57		
			SDQ_A58	AB41	MD_A58		
			SDQ_A59	AD40	MD_A59		
			SDQ_A60	AE42	MD_A60		
			SDQ_A61	AE41	MD_A61		
			SDQ_A62	AC39	MD_A62		
			SDQ_A63	AB42	MD_A63		




DDR_0

AN21






3 OF 7




G31 B0(GMCH)



MAAB 0		BB17	SMA_B0	SDQS_B0	AV6	DQS H_B0
MAAB 1		AY17	SMA_B1	SDQS_B0#	AU5	DQS L_B0
MAAB 2		BA17	SMA_B2	SDM_B0	AR7	MPD_B0
MAAB 3		BC16	SMA_B3			
MAAB 4		AW15	SMA_B4	SDQ_B0	AN7	MD_B0
MAAB 5		BA15	SMA_B5	SDQ_B1	AN8	MD_B1
MAAB 6		BB15	SMA_B6	SDQ_B2	AW5	MD_B2
MAAB 7		BA14	SMA_B7	SDQ_B3	AW7	MD_B3
MAAB 8		AY15	SMA_B8	SDQ_B4	AN5	MD_B4
MAAB 9		BB14	SMA_B9	SDQ_B5	AN6	MD_B5
MAAB 10		AW18	SMA_B10	SDQ_B6	AN9	MD_B6
MAAB 11		BB13	SMA_B11	SDQ_B7	AU7	MD_B7
MAAB 12		BA13	SMA_B12			
MAAB 13		AY29	SMA_B13	SDQS_B1	AR12	DQS H_B1
MAAB 14		AY13	SMA_B14	SDQS_B1#	AP12	DQS L_B1
				SDM_B1	AW9	MPD_B1
SWE_L_B		BA27	SWE_B#		AT11	MD_B8
SCAS_L_B		AW29	SCAS_B#	SDQ_B8	AU11	MD_B9
SRAS_L_B		AW26	SRAS_B#	SDQ_B9	AR13	MD_B10
SBSB_0		AY19	SBS_B0	SDQ_B10	AR11	MD_B11
SBSB_1		BA18	SBS_B1	SDQ_B11	AU9	MD_B12
SBSB_2		BC12	SBS_B2	SDQ_B12	AV12	MD_B13
				SDQ_B13	AU12	MD_B14
				SDQ_B14	AU12	MD_B15
				SDQ_B15		
CSB_L0		BB27	SCS_B0#	SDQS_B2	AP15	DQS H_B2
CSB_L1		BB30	SCS_B1#	SDQS_B2#	AR15	DQS L_B2
		AY27	RESERVED_10	SDM_B2	AW13	MPD_B2
		AY31	RESERVED_13			
CKEB_0		AY12	SCKE_B0	SDQ_B16	AU15	MD_B16
CKEB_1		AW12	SCKE_B1	SDQ_B17	AV13	MD_B17
			RESERVED_11	SDQ_B18	AU17	MD_B18
ODTB_0		BA29	RESERVED_12	SDQ_B19	AT17	MD_B19
ODTB_1		BA30	SODT_B0	SDQ_B20	AU13	MD_B20
			SODT_B1	SDQ_B21	AM13	MD_B21
			RESERVED_14	SDQ_B22	AV15	MD_B22
		BB31	RESERVED_15	SDQ_B23	AW17	MD_B23
DCLKB_H0		AV31	SCLK_B0	SDQS_B3	AT24	DQS H_B3
DCLKB_L0		AW31	SCLK_B0#	SDQS_B3#	AU26	DQS L_B3
DCLKB_H1		AU27	SCLK_B1	SDM_B3	AP23	MPD_B3
DCLKB_L1		AT27	SCLK_B1#			
DCLKB_H2		AV32	SCLK_B2	SDQ_B24	AV24	MD_B24
DCLKB_L2		AT32	SCLK_B2#	SDQ_B25	AT23	MD_B25
		AU29	RESERVED_16	SDQ_B26	AT26	MD_B26
		AR29	RESERVED_17	SDQ_B27	AP26	MD_B27
		AV29	RESERVED_18	SDQ_B28	AU23	MD_B28
		AW27	RESERVED_19	SDQ_B29	AW23	MD_B29
		AN33	RESERVED_20	SDQ_B30	AR24	MD_B30
AP30		RESERVED_21	SDQ_B31	AN26	MD_B31	
				SDQS_B4	AW39	DQS H_B4
				SDQS_B4#	AU39	DQS L_B4
				SDM_B4	AU37	MPD_B4
				SDQ_B32	AW37	MD_B32
				SDQ_B33	AV38	MD_B33
				SDQ_B34	AN36	MD_B34
				SDQ_B35	AN37	MD_B35
				SDQ_B36	AU35	MD_B36
				SDQ_B37	AR35	MD_B37
				SDQ_B38	AN35	MD_B38
				SDQ_B39	AR37	MD_B39
				SDQS_B5	AL35	DQS H_B5
				SDQS_B5#	AL34	DQS L_B5
				SDM_B5	AM37	MPD_B5
				SDQ_B40	AM35	MD_B40
				SDQ_B41	AV38	MD_B41
				SDQ_B42	AJ34	MD_B42
				SDQ_B43	AL38	MD_B43
				SDQ_B44	AR39	MD_B44
				SDQ_B45	AM34	MD_B45
				SDQ_B46	AL37	MD_B46
				SDQ_B47	AL32	MD_B47
				SDQS_B6	AG35	DQS H_B6
				SDQS_B6#	AG36	DQS L_B6
				SDM_B6	AG39	MPD_B6
				SDQ_B48	AG38	MD_B48
				SDQ_B49	AJ38	MD_B49
				SDQ_B50	AF35	MD_B50
				SDQ_B51	AF33	MD_B51
				SDQ_B52	AJ37	MD_B52
				SDQ_B53	AJ35	MD_B53
				SDQ_B54	AG33	MD_B54
				SDQ_B55	AF34	MD_B55
				SDQS_B7	AC36	DQS H_B7
				SDQS_B7#	AC37	DQS L_B7
				SDM_B7	AD38	MPD_B7
				SDQ_B56	AD36	MD_B56
				SDQ_B57	AC33	MD_B57
				SDQ_B58	AA34	MD_B58
				SDQ_B59	AA36	MD_B59
				SDQ_B60	AD37	MD_B60
				SDQ_B61	AF38	MD_B61
				SDQ_B62	AC34	MD_B62
				SDQ_B63	AC33	MD_B63













正面 不上 正面






























DATA LINES SHOULD BE MATCHED TO STROBES (PDIOR_L , PIORDY_L) WITHIN +/- 250 MIL,
STROBES SHOULD BE MATCHED TO THEIR COMPLEMENT WITHIN +/- 10MIL.








REAR_SIDE






PS2-KB-MS改成無彈片


install PECI when 8718




THERM. SENSING



Close to Place the Pin67



修改U3 Value:8718F




IOGND have to 10mil width




Close to Place the Pin99

LPT


External Connection






If you found anything wrong with this circuit, please contact with Jack Hu (Ext:622)




COM




REAR-AUDIO



FRONT-AUDIO



CD_IN



SPDIF-OUT

